Fabrication of MOS capacitor and transitor structure using contact photolithography.

Access: Use of this item is restricted to the UNT Community
This problem in lieu of thesis report describes a practical photolithographic method to produce micro patterns on metal-oxide-semiconductor or metal-oxide-semiconductor-metal layers for electrical measurements. The desired patterns are then transferred from the photo mask to the photoresist-coated metal film by exposure, followed by wet etching. In the procedure described in this report, it was observed that microstructures as small as 27 mm with an edge roughness of ~ 2 mm can be reproducibly generated with this process. MOS capacitors and transistors structures can be fabricated by using this technique. The method described in this report requires access to only simple facilities so that it is relatively inexpensive, and the overall time required for the whole process is short.
Date: August 2002
Creator: Su, Danni
System: The UNT Digital Library
Study of Gate Electrode Materials on High K Dielectrics (open access)

Study of Gate Electrode Materials on High K Dielectrics

This problem in lieu of thesis report presents a study on gate electrode materials on high K dielectrics, including poly-SiGe and Ru. The stability of poly-SiGe in direct contact with Hf silicon-oxynitride (HfSiON) is studied by rapid thermal annealing (RTA), Rutherford backscattering spectrometry (RBS), X-ray photoelectron spectroscopy (XPS) and high resolution transmission electron microscopy (HRTEM). By performing a series of RTA treatments we found that as RTA thermal budgets reach 1050 C for 30s, the poly-SiGe layer begins to intermix with the HfSiON film, as observed by TEM. The maximum annealing condition for the Hf0.14Si0.23O0.46N0.17 film to remain stable in contact with poly-SiGe is 1050 C for 20s in high purity N2(99.9%) ambient. We also found that after 1000 C annealing for 60s in a nitrogen ambient, the poly-SiGe crystal phase structure was changed from a columnar structure to a large grain structure. For a metal gate, Ru was studied to determine N2annealing effects on sheet resistance of Ru sample electrodes and electrical characterization of Ru/HfSiOx/Si stack. Results show that a pure Ru metal gate is not a good choice for high k materials since it is hard to etch off, and different annealing conditions can cause large changes in …
Date: August 2003
Creator: Yao, Chun
System: The UNT Digital Library